Introduction to Data Communications | ||
---|---|---|
Previous | Appendix B | Next |
DRAM DIP memory Dual Inline Package
Cache RAM, SRAM, Static RAM
BIOS Chip, 28 pin DIP
9 bit DRAM (8 data +1 parity bit), SIPP Memory, Single Inline Pin Package
9 bit DRAM (8 data +1 parity bit), 30 pin SIMM Memory, Single Inline Memory Module, 9th chip is parity bit
8 bit DRAM (8 data bits), 30 pin SIMM Memory, Single Inline Memory Module, 9th chip (parity bit) is missing
32 bit DRAM, 72 pin SIMM Memory, Single Inline Memory Module
Controller 34 pin connector, drive B: then a twist in cable and drive A:
Floppies can use edge connector or 34 pin dual row connector
Introduction to Data Communications | ||
---|---|---|
Previous | Table of Contents | Next |